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Abstract. It is increasingly difficult for network devices
to keep pace with rapid developments in network data rate
speeds. Many such devices are unable to match the OC-
192 link speed. This paper describes the use of a combined
hardware-software system as an application-specific solu-
tion to this problem. Our approach maps the performance-
critical tasks of packet classification and flow monitoring
from software into hardware using a field programmable
gate array (FPGA), such that operations can run in par-
allel where desirable. A feature of our architecture is its
capability to process multiple flows in parallel. We ex-
plore the scalability of our system showing that it can sup-
port flows at multi-gigabit rate, which is faster than most
software-based systems where acceptable data rates are
typically no more than 100 Mbps.
1 Introduction
It is now common practice to monitor network traf-
fic in order to track statistics on resource-utilisation to
various destinations by specific protocols. This abil-
ity to monitor traffic by endpoints and protocols is a
key ingredient in managing bandwidth utilisation and
costs. To this end, enabling technology such as Net-
Flow [9] is often used. The NetFlow protocol is im-
plemented by all major router vendors and provides
“per flow” packet and byte counts.
Many existing monitoring systems are software
based. However, they are unable to provide the re-
quired flow processing rate to keep up with potential
network traffic rates (Table 1). For this reason most
monitors employ packet sampling instead.
There has been comparable work carried out on
employing reconfigurable hardware as a means of ac-
celerating network processing speed [2, 4, 5, 7], but
Table 1: Throughput for different link speeds, with a
packet size of 128 bytes. Mbps denotes million bits per
second, while Kpps and Mpps denote thousand packets per
second and million packets per second, respectively.
Link Speed Max Packet throughput
10Mbps 10 Kpps
100Mbps 100 Kpps
1Gbps 1 Mpps
2.5Gbps (OC-48) 2.5 Mpps
10Gbps (OC-192) 10 Mpps
40Gbps (OC-768) 40 Mpps
none focused on processing of network flows to ob-
tain statistics that could be used to improve network
performance.
The motivation for this paper is three-fold. Firstly,
we aim to extend the existing NetFlow implementa-
tions to enable the collection of performance statistics
with the intention of diagnosing performance prob-
lems, such as regions suffering from high bandwidth
utilisation or packet loss. Secondly, we address the
limitations of software implementations in process-
ing traffic at current network rates. Finally, we pro-
vide a scalable hardware-based architecture, which
can cover current and future speed levels of network
devices.
Our approach maps performance-critical tasks of
packet classification and flow monitoring into hard-
ware, such that operations can run in parallel where
desirable. Our proposed architecture is modular and
enables the optimisation of individual modules inde-
pendently of each other. In addition, we provide a
simple analytical model of the system which can be
used to estimate resource requirements based on the
desired performance, or to determine potential sys-
tem performance based on available resources.
The contributions of this paper include: (1) a com-
bined hardware-software monitor system, which pro-
duces flow statistics to identify problematic regions
in the network based on a two-level architecture for
traffic analysis (Section 3), (2) a technology indepen-
dent model of the system which enables the analysis
and prediction of the size and performance of the sys-
tem (Section 4), (3) an initial traffic monitoring sys-
tem which operates on a multi-gigabit network (Sec-
tion 6), and (4) the use of run-time reconfiguration
to provide flexibility for end-user requirements (Sec-
tion 7).
2 Measurement Engine (ME)
The ME system is designed to monitor network
traffic passively through multiple interfaces, and to
produce NetFlow compatible data which can be ei-
ther exported as UDP packets, or displayed through a
Web-based graphical user interface. A basic assump-
tion here is that all traffic to and from the Internet can
be passively monitored. Estimating performance for
a TCP connection requires the ability to “see” traffic
in both directions. However, with multiple Internet
connections in a network, there is little guarantee that
traffic associated with both directions of a flow will
utilise the same Internet connection. Thus, all packets
must be linked to a particular flow already identified,
or used to create a new flow.
Figure 1 is a block diagram of a complete ME
NetFlow system, showing the primary components.
The traffic monitored by an ME NetFlow collector is
forwarded from edge routers through Ethernet mirror
ports or optical splitters. Traffic received by the ME
NetFlow collector at its interfaces is classified into
flows based upon layer 2 and layer 3 addressing in-
formation (MAC addresses, IP address, protocol and
port). The classified flows are then cached and peri-
odically forwarded to the flow aggregator.
The main purpose of the ME is to collect statistics
in order to diagnose performance problems such as
determining destination regions suffering high band-
width utilisation or packet loss, and also to determine
whether the network’s security has been breached in
some way.
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Figure 1: The ME NetFlow System. CLI and GUI re-
spectively denote Command Line Interface and Graphical
User Interface. The BGP block supports BGP routing.
Packet
Headers
NetFlow
Packets
Flow
Classification
Flow
Monitor
Flow
Monitor
Flow
Summary
Figure 2: The Measurement Engine backend
As illustrated in Figure 1, the ME consists of a
back-end, a flow cache which handles packets at wire
rates, and a front-end which processes the resulting
flow statistics at a much lower rate.
A view of the Flow Cache and Flow Aggregator
as an ME back-end is illustrated in Figure 2. Packet
headers are passed to the classifier to determine the
flow to which the packet belongs. The classifier also
decides which flow monitor is responsible for pro-
cessing packets belonging to the flow. When a new
flow arrives, the classifier allocates space for a “key”
and assigns the flow to a flow monitor. The “key” to
a flow consists of a five tuple, source and destination
addresses, source and destination ports and protocol.
3 Two-Level Flow Analysis Architecture
Our approach partitions the system into a
hardware-software system based on a two-level flow
analysis scheme. This combined system allows the
processing of flows at rates exceeding 1 Gbps.
The hardware element is responsible for process-
ing flows, determining byte and packet count for
flows, and returning statistics to the software. This
is the first-level flow analysis which produces pre-
liminary statistics in the form of NetFlow-compatible
packets, which are then further analysed by software.
The software element performs further analysis on
the statistics derived from hardware. For example,
take the scenario where all TCP packets to a server
are counted, and compared to the normal average vol-
ume of traffic: the software detects that the volume of
packets to the server is higher than normal. This may
suggest suspicious activity that needs further investi-
gation. Such events can alert network administrators
without the need for human intervention [6]. In ad-
dition, inherent software flexibility also allows room
for yet-to-be-defined user analysis criteria. We shall
explain in Section 7 how run-time reconfigurability
of the hardware elements can be exploited to support
such user analysis ceriteria.
Figure 3 provides an overview of the system. It is
possible for some of the software modules to be re-
placed by hardware modules described in Section 4
and Section 5. The resulting performance improve-
ment is presented in Section 6.
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Figure 3: Hardware-Software system overview
Module 1: the current software implementation of
the ME system receives traffic at its interfaces and
buffers them for processing. When the buffer is full,
or a specified time period has elapsed, the packets are
transferred to subsequent modules. The use of soft-
ware for online processing incurs a delay for buffer-
ing the packets and transferring them the classifier.
Modules 2 and 3 represent the first-level analysis
and are detailed in Section 5.
Module 4: the software implementation receives
the NetFlow-compatible packets and performs further
analysis in order to determine areas of high packet
loss or high bandwidth utilisation; this constitutes the
second-level flow analysis. In Section 7, we shall ex-
plore how this analysis can be used to support recog-
nition of suspicious activities and managed by run-
time reconfiguration.
There are several possibilities for implementing
the software blocks: (a) by employing the processor
in a PC, (b) by utilising an embedded processor (for
example a Power PC) on an FPGA (for example the
Virtex II Pro), and (c) by making use of a soft core
processor (for example the MicroBlaze).
To assess the feasibility of our system, we imple-
ment the software module of our prototype using a
PC and, although not fully examined in this paper,
the latter two approaches would allow us to eliminate
the use of a slower PCI bus, since the processors are
physically located on the FPGA.
A global view of the architecture of our hardware-
based system is illustrated in Figure 4. In this archi-
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Figure 4: Architecture of the hardware components of the
combined measurement engine
tecture, each flow is allocated to a processing unit,
with each flow monitor ultimately multiplexing over
multiple flows. There are two possible methods of
processing multiple flows: (1) we can assign each
new flow to a flow monitor based upon queue length,
allowing support of multiple memories, or (2) we can
allow a packet to be processed by any flow monitor.
With both methods of processing, there is a poten-
tial complication in that the packets associated with
a single flow may be spread over several seconds or
minutes; so with a possible 10,000 flows per second,
there may be many times that number of active flows.
4 Technology-Independent Analysis
We quantify the size, Nmax, of the maximum
number of active flows that can be implemented in
a reconfigurable device, by providing a technology-
independent algebraic expression which can be used
to estimate the system flow rate based on our architec-
ture. For this purpose, we express Nmax as a function
of the small and fast internal memory space Msmall
and the number of logic cells Lmon required for im-
plementing each flow monitor module. Also, we ex-
press the flow processing rate Rflow−rate in terms of
the number of Nmax flows processed per second.
The maximum number of active flows that can be
processed depends on the maximum amount of flow
data, Fdata, which can be stored in the small fast ac-
cess memory.
To determine the number of flow processing en-
gines that can be implemented in parallel, we assume
that the modules depicted in Figure 4, except for the
flow monitor modules, use a constant number of logic
cells Lconst; then we can express one possible maxi-
mum value of flow engines based on available recon-
figurable logic, Nflow−engines, as:
Nflow−engines = (Ltotal − Lconst) /Lmon (1)
where Ltotal is the total number of logic cells avail-
able on the reconfigurable device. This value of
Nflow−engines is used if method (1), stated in Sec-
tion 3, is used. However, with method (2), the max-
imum number of flow monitor modules that is im-
plemented is derived by determining the number of
pipeline stages required to obtain high throughput.
Therefore, another possible maximum value of flow
engines is:
Nflow−engines = Cflow−cycles (2)
where Cflow−cycles represents the number of cycles
taken by one monitor engine to process one packet.
We calculate the number of flows which can be
processed per second, Rflow−rate, in terms of the
maximum operating frequency Fmax of the system:
CNmax
= (Pave ×Nmax)× (Pcycles + Cclass−cycles)
+ Cmon−cycles + Ccycles (3)
Rflow−rate = (Fmax/CNmax)×Nmax × Pave (4)
where CNmax is the total number of cycles to process
Nmax flows, Cclass−cycles is the number of cycles to
classify Nmax flows based on the average number
of packets (Pave), Cmon−cycles is the number of cy-
cles to process a flow consisting of Pave packets, and
Ccycles is the constant number of cycles needed dur-
ing the processing of each flow.
In the calculation of Rflow−rate, we make use of
CNmax which includes the time taken to transfer the
required number of packets to classify Nmax flows.
We can calculate the packet transfer rate, Tpkt−trans,
between the large memory Mlarge and the flow clas-
sifier. If x bytes can be transferred from Mlarge to the
flow classifier per clock cycle, then
Pcycles = Bpackets/x (5)
where Bpackets is the number of bytes per packet and
Pcycles denotes the number of cycles used to trans-
fer a packet. Using Equation (5), we can express the
packet transfer rate as:
Tpkt−trans = Fmax/Pcycles (6)
In Section 5 we utilise the equations to show how
they are used to estimate the performance of the sys-
tem, with Table 2 detailing the results.
5 Device-Specific Mapping
We develop a prototype for the proposed architecture
targeting a development board which contains a Xil-
inx Virtex II XC2V8000 FPGA device and 6 external
memory banks.
Module 1: Memory Transfer. We transfer the
packet header from Mlarge to the flow classifier, at
4 bytes per clock cycle from each memory bank (6
in total). This uses approximately 2 clock cycles,
Pcycles (Equation (5)), to transfer one packet header,
achieving a Tpkt−trans (Equation (6)), of up to 5 mil-
lion packets per second at an approximate Fmax of
10MHz.
Module 2: Flow Classifier. This module classi-
fies individual packets into flows. The classifier ac-
cepts a packet and, using a hash function, produces
a unique 16-bit flow identification for the packet
based on a five tuple value. In our implementa-
tion, Nmax amounts to Fdata which is 65,536, re-
stricted to this only by the available block RAM on
the FPGA device. We adopt method (2) in Section 3.
Therefore, from Equation (2), we determine that the
Cflow−cycles required is 10. This value rises as the
processor engine becomes more complex.
Module 3: Flow Monitor. In this module, flow
tracking is performed in parallel. Our implementa-
tion uses 10 monitors running concurrently. Although
the system is limited to processing 65,536 flows si-
multaneously, this is a result of the block RAMs
Table 2: Number of cycles to monitor 100 flows, by vary-
ing the packets per flow. Total row in the table equates to
the number of cycles needed for processing the flows.
Max Flows 65,536 65,536 65,536
Packets/Flow 60 80 100
Transfer cycles 7,864,320 10,485,760 13,107,200
Classify cycles 58,982,400 78,643,200 98,304,000
Flow cycles 600 800 1,000
Constant cycles 131,100 131,100 131,100
Total 66,978,420 89,260,860 111,543,300
Speed
( 50MHz)
2.93 Mpps 2.94 Mpps 2.94 Mpps
available on the FPGA device. The Fmax obtained
after place-and-route from Xilinx tools, is approxi-
mately 50 MHz for Virtex XC2V8000. If we as-
sume a Pave of 100 packets per flow, from our im-
plementation, CNmax from Equation (3), is approx-
imately 111.5 million cycles. Starting with Equa-
tion (4) and given Nmax = 65536, we calculate the
overall flow rate Rflow−rate for the system is ap-
proximately 29,360 flows per second, or 2.94 million
packets per second (Table 2).
Module 4: Stats Analysis. Here we simply collate
the statistics of each flow and send them to the soft-
ware module for further analysis.
6 Performance Results
The software element of the system accepts a tcp-
dump file as input, and then buffers the packets. The
packets are then transmitted to the external memory
banks as explained in Section 5.
Two parameters affect the results: (i) the transfer
rate of packets from large memory, and (ii) the num-
ber of packets per flow.
From Equations (3) and (4), we calculate in Ta-
ble 2 the flow monitoring rates Rflow−rate by vary-
ing the Pave packets in each flow. The calculations
are based upon an Fmax of 50 MHz for the design,
as reported by Xilinx place-and-route tools. It can be
seen that our hardware-assisted approach can support
up to 3 Mpps, although it is limited to 65,536 active
flows, whilst the corresponding pure software proto-
type only supports 20 Kpps (Section 2); this gives a
speedup factor of 150.
Table 2 shows performance of the system based on
Table 3: Effects of (a) removing current FPGA device
constraints and (b) optimisation of Modules. Constraints:
the limitation of resources available to implement multiple
flow modules and store flow statistics. Optimisation: data
transfer time between the PC and the Classifier module
and the Classifier itself.
With Without Optimised
Constraints Constraints Modules
Max Flows 65,536 100,000 100,000
Packets/Flow 100 100 100
Transfer cycles 13,107,200 20,000,000 10,000,000
Classify cycles 98,304,000 150,000,000 10,000,000
Flow cycles 1,000 1,000 1,000
Stats cycles 131,100 200,000 200,000
Total 111,543,300 170,201,000 20,201,000
Speed
( 50MHz)
2.94 Mpps 2.94 Mpps 24.75 Mpps
our analytical model. Here we give further details
of how the analytical model can be used to estimate
scalability properties of the system if the device con-
straints are eliminated, and hence provide approxi-
mate traffic rates which the system will be capable
of handling. There are two main optimisations that
can be applied to the system. First, the time taken
to transfer the packets from the PC to large memory
to the classifier can be eliminated by using an em-
bedded processor, or by constructing dedicated logic
for fast transfer of data from external memory to the
FPGA logic, or by using a hardware platform with
in-built Ethernet access. Second, we envisage the op-
timisation of the Classifier module, by adopting mul-
tiple parallel instances and by undertaking rigorous
pipelining of the modules.
If we are able to eliminate the memory resource
constraint and to optimise individual modules of the
system, we can estimate the resulting performance
enhancements to designs shown in Table 2. We as-
sume an average of 100 packets per flow, and the ca-
pability of achieving at least 50 MHz FPGA operat-
ing frequency. Table 3, column 2, shows the results
of calculations for the flow rate without the resource
constraint, which allows us to process a large number
of active flows in real time. As shown from the ta-
ble, we can maintain a throughput of approximately
2.94 Mpps for larger amounts of active flows, with the
only criterion being the availability of the required re-
sources.
In column 3 of Table 3, we show the effects of
reducing the transfer of packets from PC to external
memory to classifier. In addition, as suggested above,
if the classifier module is heavily pipelined to support
classifying a packet in every clock cycle, then the ef-
fects of this on the system are remarkable. In fact, any
optimisation that reduces the number of clock cycles
used for any module increases the throughput of the
system.
Table 4: Resource requirements for monitoring large
number of flows simultaneously.
Max Flows 65,536 100,000 250,000 500,000
Packets/Flow 100 100 100 100
Block RAM 116 177 442 885
Monitor Slices 2,000 2,000 2,000 2,000
It is clear from Table 3 that it is possible to achieve
processing rates in excess of 20 Mpps, if we are not
constrained by the resources available on the hard-
ware device, or by an inability to optimise individual
modules. This is adequate for most networks nowa-
days, and sufficient for 10 Gbps traffic rates as shown
in Table 1.
Table 4 shows the amount of resources that would
be required for large active flows to be processed at
the estimated performance rate.
7 Run-time Reconfiguration
The modules described in Section 3 and Figure 3
can be used to provide the flexibility lacking in a
full hardware implementation, enabling the system
to automatically recognise time-critical occurrences
of suspicious packet activity, such as host drop-
ping/losing excessive number of packets, or receipt
by a host of unusually large amounts of packets.
The hardware part of the ME may be modified
through reconfiguration. We can modify the num-
ber of active flows in order to alter the overall size
of the ME, or modify the user requirements in order
to revise the analysis target(s) and the statistical in-
formation stored. There is potential here for tailor-
made trade-offs between the speed of the ME and the
number of services required to work in parallel. For
example, more defined denial of service attack detec-
tion or encryption services may be added to the remit
of the FPGA if the ME does not use up all the avail-
able hardware capacity.
To determine the effects of the proposed reconfig-
urations on an ME, we can calculate the time taken,
Tfull−config, to fully reconfigure the FPGA using the
following equation:
Tfull−config = Sconfig/Frecon (7)
where Sconfig is the total configuration size in bytes
of the FPGA and Frecon is the reconfiguration fre-
quency in bytes per second.
Such run-time reconfiguration may have over-
heads: for example, during reconfiguration, it is pos-
sible that packets cannot be processed. Two ways of
addressing this problem are that we can (a) accept the
inevitable loss of some packets during this time, or
(b) buffer the packets with the software module of
the system. This will be a decision for the end-user,
but ideally it is desirable to reconfigure in a time that
would allow on-chip buffering. We can derive the re-
quired size of buffer memory, Sbuf , with the follow-
ing equation:
Sbuf = Rflow−rate × Tfull−config ×Bpackets (8)
Full reconfiguration is relatively simple; many sys-
tems use the Xilinx SelectMap interface for recon-
figuration. 8-bits of data can be written every clock
cycle, and the typical average clock speed for recon-
figuration is 50–60 MHz.
Using Equation (7), we can determine the length
of time taken to make modifications to the number
of modules, as well as to add another service to
the FPGA function. We calculate the reconfigura-
tion time taken, and its impact, by altering the anal-
ysis requirements as well as adding a payload pat-
tern matching engine to the FPGA. The total config-
uration bits for a Virtex II XC2V8000 are approxi-
mately 26,194,208 bits [11], and given an average re-
configuration clock speed of 50 MHz, the reconfigu-
ration time, Treconfig , is approximately 65.5 ms. We
calculate that approximately 192,500 packets could
have been processed within that time. In such cir-
cumstances, we must either buffer the packets or ac-
cept packet loss during reconfiguration. If the packets
are buffered, this will require some resources. Using
Equation (8), we calculate that approximately 7.7MB
of memory is required to store the packets.
This result is for full reconfiguration; reconfigura-
tion time will be far less if the FPGA supports par-
tial reconfiguration. For partial reconfiguration in a
Virtex device, we must decide how many frames we
would like to reconfigure, as different devices have
different frame sizes - for example the XC2V8000
has 2860 frames and each frame has 9152 bits.
We can express the partial reconfiguration as:
Tpart−config = Qcolumns × Sconfig/Frecon (9)
where Sconfig in this case is determined by:
Sconfig = Nframes × Llength (10)
For the device we used the XC2V8000 has 46,592
slices, in an array of 112 rows by 104 columns [11].
On average, 1 CLB column = 46592/104 = 448 slices,
approximately 27.5 frames. So with our design tak-
ing approximately 11,000 slices, we need a minimum
of approximately (11000/448) = 25 columns. We can
derive the required buffer space needed as follows.
Sconfig = 28× 9152 = 32032bytes (11)
So, the configuration time for one column is
32032/50MHz = 0.64ms. Therefore, for 25 columns,
the partial configuration time (Equation (9)), is:
Tpart−config = 25× 0.64 = 16ms (12)
Hence, using Equation (8), Sbuf requires approx-
imately 1.9MB, which is becoming feasible for stor-
age using memory on the FPGA.
8 Summary
We have endeavoured to describe how statistics
gathered from monitoring flow traffic between end-
points on a network can be employed to better utilise
bandwidth and resources, and to locate areas of pos-
sible security failure and intrusion incidents. Having
found that current software-based systems lack the
ability to process flows at current link speeds of giga-
bit rate, we develop a combined hardware-software
measurement engine which supports effective flow
processing between the endpoints in a networking en-
vironment at gigabit rates.
We are exploring the development of the monitor-
ing architecture to provide Quality of Service (QoS)
and Denial of Service (DoS) detection. There is also
the possibility of detecting new threats and attacks
based on the approach introduced in this paper: the
amount of hardware and software resources, and the
use of run-time reconfiguration, can be adjusted to
meet the characteristics of such threats and attacks.
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